-
-
Notifications
You must be signed in to change notification settings - Fork 373
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
xtensa RzIL #4712
xtensa RzIL #4712
Conversation
c5b7690
to
8343e23
Compare
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
ae0a570
to
17f3b34
Compare
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as resolved.
This comment was marked as resolved.
042f917
to
76f4aa5
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thanks, impressive work as always. Please rebase and address these few nitpicks.
SETG(REGN(0), SHIFTL0(IREG(1), VARL("sa")))); | ||
} | ||
|
||
// TODO: see Divide and Square Root Sequences on page 110. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Do you plan to fix this?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
It depends if these instructions are used in the real code or not. Yep, it's okay to do in a subsequent PR.
return NOP(); | ||
} | ||
|
||
// TODO: datatlb |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think these todos aren't needed. There is no point of uplifting barrier instructions to RzIL, I think.
- **Add support for rzIL**: Implement various Xtensa instructions and functionalities. - **Instruction Set Additions**: - **Arithmetic and Logical Operations**: sub*, add*, and*, or*, xor*, mul*, div*, rem*, neg*, abs, addi*, addmi, addexp*, addexpm*, addx2|4|8 - **Bitwise Operations**: srl*, sra*, sll*, andb, andbc, nsau, nsa - **Branching and Jumps**: b*, beq*, bne*, ball, bany, bnall, bnone, j, jx, loop*, loopgez, loopnez - **Data Transfer**: st*, ld*, l32*, l16*, l8ui, ssi*, ssa*, src - **Floating Point**: sqrt0.s, float.s, floor.s, trunc*, ueq*, ule*, ult*, ufloat*, neg.s, oeq.s, ole.s, olt.s, min, max, clamps, nex - **System Calls and Synchronization**: syscall, simcall, entry, isync, dsync, esync, rsync, memw - **Miscellaneous**: const_s, extui, extw, excw, sext, witlb, wur, rur.*, mksadj.ss, mkdadj.s, const_s - **Testing and Patches**: - Implement asm tests for all - **Miscellaneous Improvements**: - Update Capstone and fix ARM architecture support for building. This commit consolidates various enhancements, bug fixes, and testing for Xtensa architecture within rzil framework.
cd97eb5
to
b131b1d
Compare
|
Your checklist for this pull request
Detailed description
xtensa: add rzil support
Test plan
...
Closing issues
...