Skip to content

Commit

Permalink
vector: add fuOpType for vidiv module
Browse files Browse the repository at this point in the history
  • Loading branch information
Ziyue-Zhang committed Jan 9, 2024
1 parent 8c05640 commit f9aa1f0
Showing 1 changed file with 10 additions and 0 deletions.
10 changes: 10 additions & 0 deletions src/main/scala/yunsuan/package.scala
Original file line number Diff line number Diff line change
Expand Up @@ -270,6 +270,16 @@ package object yunsuan {
def vmv_x_s = "b01010011".U(OpTypeWidth.W) // vmvxs
}

object VidivType {
def dummy = "b11111111".U(OpTypeWidth.W) // exu not implemented
def vremu = "b00000000".U(OpTypeWidth.W) // vremu
def vrem = "b00000001".U(OpTypeWidth.W) // vrem
def vdivu = "b00000010".U(OpTypeWidth.W) // vdivu
def vdiv = "b00000011".U(OpTypeWidth.W) // vdiv
def isSigned(fuOpType: UInt) : Bool = fuOpType(0)
def isDiv(fuOpType: UInt) : Bool = fuOpType(1)
}

object VfpuType {
def dummy = "b11111111".U(OpTypeWidth.W) // exu not implemented
def isVfalu = BitPat("b000?????")
Expand Down

0 comments on commit f9aa1f0

Please sign in to comment.