FSM based SSP Master and Slave Verilog Module
For more details please refer to https://1sand0s.github.io/designing-spi-master-and-slave-in-verilog-synthesizable.html
-
Notifications
You must be signed in to change notification settings - Fork 2
1sand0s/SSP-Master-and-Slave-Verilog-Module
About
FSM based SPI/SSP Master and Slave Verilog Module
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published